This Page Is Inserted by IFW Operations and is not a part of the Official Record

BEST AVAILABLE IMAGES

Defective images within this document are accurate representations of the original documents submitted by the applicant.

Defects in the images may include (but are not limited to):

- BLACK BORDERS
- TEXT CUT OFF AT TOP, BOTTOM OR SIDES
- FADED TEXT
- ILLEGIBLE TEXT
- SKEWED/SLANTED IMAGES
- COLORED PHOTOS
- BLACK OR VERY BLACK AND WHITE DARK PHOTOS
- GRAY SCALE DOCUMENTS

IMAGES ARE BEST AVAILABLE COPY.

As rescanning documents will not correct images, please do not report the images to the Image Problem Mailbox.

(19) World Intellectual Property Organization International Bureau





(43) International Publication Date 17 January 2002 (17.01.2002)

PCT

(10) International Publication Number WO 02/05444 A1

(51) International Patent Classification⁷: H04B 1/30, H03D 1/22, H04L 27/233, 27/227

(21) International Application Number: PCT/JP00/04550

(22) International Filing Date: 7 July 2000 (07.07.2000)

(25) Filing Language:

English

(26) Publication Language:

English --

(71) Applicants (for all designated States except US): SONY CORPORATION [JP/JP]; 7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo 141-0001 (JP). SONY INTERNA-TIONAL (EUROPE) GMBH [DE/DE]; Kemperplatz 1, D-10785 Berlin (DE).

(72) Inventors; and


(75) Inventors/Applicants (for US only): KOHNO, Ryuji [JP/JP]; Sony Computer Science Laboratories, Inc., 14-13, Higashigotanda 3-chome, Shinagawa-ku, Tokyo 141-0022 (JP). ABE, Masayoshi [JP/JP]; Sony Corporation, 7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo 141-0001 (JP). SASHO, Noboru [JP/JP]; Sony Corporation, 7-35, Kitashinagawa 6-chome, Shinagawa-ku, Tokyo 141-0001 (JP). HARUYAMA, Shinichiro [JP/JP]; Sony Computer Science Laboratories, Inc., 14-13, Higashigotanda

3-chome, Shinagawa-ku, Tokyo 141-0022 (JP). MORE-LOS-ZARAGOZA, Robert, Henry [US/JP]; Sony Computer Science Laboratories, Inc., 14-13, Higashigotanda 3-chome, Shinagawa-ku, Tokyo 141-0022 (JP). SWARTS, Francis [ZA/JP]; Sony Computer Science Laboratories, Inc., 14-13, Higashigotanda 3-chome, Shinagawa-ku, Tokyo 141-0022 (JP). VAN ROOYEN, Pieter [ZA/JP]; Sony Computer Science Laboratories, Inc., 14-13, Higashigotanda 3-chome, Shinagawa-ku, Tokyo 141-0022 (JP). SANADA, Yukitoshi [JP/JP]; Sony Computer Science Laboratories, Inc., 14-13, Higashigotanda 3-chome, Shinagawa-ku, Tokyo 141-0022 (JP). MICHAEL, Lachlan, Bruce [AU/JP]; Sony Computer Science Laboratories, Inc., 14-13, Higashigotanda 3-chome, Shinagawa-ku, Tokyo 141-0022 (JP). AMIR-ALIKHANI, Hamid [GB/DE]; Sony International (Europe) GmbH, Advanced Technology Center Stuttgart, Hedelfinger Strasse 61, D-70327 Stuttgart (DE). BRANKOVIC, Veselin [YU/DE]; Sony International (Europe) GmbH, Advanced Technology Center Stuttgart, Hedelfinger Strasse 61, D-70327 Stuttgart (DE).

(74) Agent: SATOH, Takahisa; Sohshin International Patent Office, 4F Miyaki Building, 4-2, Yanagibashi 2-chome, Taito-ku, Tokyo 111-0052 (JP).

[Continued on next page]

(54) Title: UNIVERSAL PLATFORM FOR SOFTWARE DEFINED RADIO



(57) Abstract: The universal platform for the SDR of the present invention employs the direct conversion approach with the n-port MMIC followed by reconfigurable reprogrammable devices such as DSP's or FPGA's. The universal platform is based on the linear operation of the devices. Thus, the DC offset problem may be solved. It is also possible to support very wide bandwidths compared with conventional I/Q receivers. Therefore, the present universal platform is suitable for multimode and multiband communications.

A1

02/05444 A1



- (81) Designated States (national): AE, AG, AL, AM, AT, AU, AZ, BA, BB, BG, BR, BY, CA, CH, CN, CR, CU, CZ, DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR, HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR, LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ, NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM, TR, TT, TZ, UA, UG, US, UZ, VN, YU, ZA, ZW.
- (84) Designated States (regional): ARIPO patent (GH, GM, KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European

patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE, IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG, CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).

Published:

with international search report

For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.

1

DESCRIPTION

UNIVERSAL PLATFORM FOR SOFTWARE DEFINED RADIO

5

TECHNICAL FIELD

The present invention relates to a universal platform suitable for software defined radio and capable of handling multiple radio standards.

10 BACKGROUND INVENTION

After the first technical paper was presented in 1992, software defined radio (SDR) has been receiving much attention among researchers working on wireless communications (refer to J. Mitola III, D. Chester, S. Haruyama, T. Turletti, and W. Tuttlebee, "Globaliazation 15 of Software Radio," IEEE Communications Magazine, vol.37, no.2, pp.82-83, February 1999, and R. Kohno, "Prespective of Software Radio: Spatial and Temporal Communication Theory Using Adaptive Array Antenna for Mobile Radio Communications", Proceeings on Microwave Workshops and 20 Exhibition (MWE '97), Dec. 1997). There is a conceptual reason and a technical reason behind this popularity (refer to J. Mitola III, "Technical Challenges in the Globalization of Software Radio," IEEE Communications Magazine, vol.37, no.2, pp.84-89, February 1999). 25

PCT/JP00/04550 WO 02/05444

2

The conceptual reason is that various wireless standards have been established through generations of wireless communication systems. Even in the same generation, several standards have been created in different regions.

5

10

15

20

As an example, the standardization efforts surrounding IMT2000/UMTS have tried to resolve the dispute over what the third generation standard should entail. Despite all of this, it still seems as if three slightly varying code division multiple access (CDMA) standards will be introduced in the near future.

For wireless local area networks (LAN), not only IEEE standards, but also de facto standards such as Bluetooth have gained wide acceptance among companies all over the world. Thus, a multiband multimode radio system is required to create a comfortable mobile computing environment. The reconfigurability of SDR is the answer to this problem.

The technical reason behind the popularity of the SDR concept is the development of reconfigurable devices for signal processing such as digital signal processors (DSP) and field programmable gate arrays (FPGA). The latest DSP's operate at speeds up to 1.1 GHz and offer performance of nearly 9 billion instructions p r s cond. FPGA's can now provide densities of up to 2 million gates 25

5

10

15

25

with low power consumption. These numbers are ever improving (refer to M. Cummings and S. Haruyama, "FPGA in the Software Radio," IEEE Communications Magazine, vol.37, no.2, pp.108-112, February 1999, and F.J. Harris, "Configurable Logic for Digital Communications: Some Signal Processing Perspective", IEEE Communications Magazine, vol.37, no.8, pp.107-111, August 1999).

Therefore, the real challenges facing SDR are the RF front-end, which is able to use the reconfigurability of the signal processing devices mentioned above and providing multimode and multiband communications.

In order to realize a multimode multiband SDR, the RF front-end should be able to support a wide range of frequencies and bandwidths. This task may be difficult with conventional RF front-end architectures (H. Tsurumi and Y. Suzuki, "Broadband RF Stage Architecture for Software-Defined Radio in Handheld Terminal Applications," IEEE Communications Magazine, vol.37, no.2, pp.90-95, February 1999).

20 Figure 1 is a block diagram of a conventional heterodyne receiver.

The heterodyne receiver 10 of Fig. 1 comprises a receiving antenna 11, a low noise amplifier (LNA) 12, a radio-frequency (RF) filter 13, an RF mixer 14, an RF use local oscillator 15, a first intermediate-frequency (IF)

4

filter 16, an IF mixer 17, an IF use local oscillator 18, a second IF filter, an automatic gain controlled (AGC) amplifier 20, and an analog-to-digital converter (ADC) 21.

This architecture requires frequency-dependent passive components such as a dielectric filter 13 in the RF stage and surface acoustic wave (SAW) filter 16 in the first IF stage. A ceramic or crystal filter 19 is also needed in the second IF stage. The center frequencies and bandwidth of these filters 13, 14, and 19 are not flexible and not wide enough to support a multiband radio receiver.

Though switched capacitor filter banks and precision direct synthesis may be a choice to achieve wider bandwidths and programmability, they are not applicable to mobile terminals due to their size and weight.

15

25

Thus, the candidate for the RF front-end for SDR is the direct conversion (DC) principle.

Figure 2 is a block diagram of a conventional direct conversion receiver.

The direct conversion receiver 30 of Fig. 2 comprises a receiving antenna 31, an LNA 32, RF mixers 33 and 34, an RF use local oscillator 35, a $\pi/2$ phase shifter 36, low-pass filters (LPF's) 37 and 38, AGC amplifiers 39 and 40, and ADC's 41 and 42.

5

In the direct conversion receiver 30 of Fig. 2, the received signal is down-converted directly to baseband by the quadrature mixer. The down-converted in-phase and quadrature (IQ) signals are prefiltered by the anti-aliasing LPF's 37 and 38 with variable cutoff frequency. They are converted to digital signals by IQ ADC's 41 and 42 and fed to the digital stage. The desired signal is selected by the software defined filter with programmable cutoff frequency.

5

10

15

20

25

The DC technique inherently has no image response, and the fixed-frequency image rejection filters can be eliminated. Furthermore, the anti-alias LPF can be designed with active, variable-bandwidth filters such as a switched capacitor embedded in an LSI chip.

In the conventional DC technique, the mixer has been used, however, in general it is difficult to design the mixer for a wide bandwidth. Therefore, if the conventional DC technique is applied to the software wireless system, improvement is necessary in point of widening the bandwidth.

Further, in the conventional direct conversion receiver, a sufficiently high local power is necessary in order to make the mixer operate with satisfactory characteristics. This invites an increases of power consumption of the receiver. Especially, when the carrier

6

frequency is high, it is difficult to obtain a lower power consumption and a high local output power.

DISCLOSURE OF INVENTION

An object of the present invention is to provide a universal platform for software defined radio capable of solving the DC offset problem and supporting very wide bandwidths.

According to the first aspect of the present invention, there is provided a universal platform for 10 software defined radio, comprising an n (n being an integer of 3 or more)-port receiver including: a first input terminal receiving as input a received signal, a second input terminal receiving as input a local signal, a generating means for generating two signals having a 15 phase difference based on at least one signal between the received signal input from the first input terminal or the local signal input from the second input terminal and including at least one output terminal for outputting the generated signal, and at least one power detector for 20 receiving as input the output signal from the output terminal and detecting the signal level of the input signal; and a converter for converting the output signal of the power detector to a plurality of signal components included in the received signal or the local signal. 25

5

10

15

20

25

7

According to a second aspect of the present invention, there is provided a universal platform for software defined radio, comprising an n (n being an integer of 3 or more)-port receiver including a first input terminal receiving as input a received signal, a second input terminal receiving as input a local signal, a generating means for generating two signals having a phase difference based on at least one signal between the received signal input from the first input terminal or the local signal input from the second input terminal and including at least one output terminal for outputting the generated signal, and at least one power detector for receiving as input the output signal from the output terminal and detecting the signal level of the input signal; at least one analog-to-digital (A/D) converter for converting the output analog signal from the corresponding power detector to a digital signal, and a digital signal processing part for converting the output signal of the power detector through the A/D converter to a plurality of signal components included in the received signal or the local signal.

In the present invention, the digital signal processing part compensates for the non-linearity of the power detector.

Furth r, in the present invention, the power detector

5

10

15

20

25

8

preferably comprises a first field effect transistor receiving the input signal at its gate, a second field effect transistor with a source connected to a source of the first field effect transistor, a first gate bias supplying circuit for supplying a gate bias voltage to the gate of the first field effect transistor, a second gate bias supplying circuit for supplying a gate bias voltage to a gate of the second field effect transistor, a current source connected to the connecting point of the sources of the first field effect transistor and the second field effect transistor, a drain bias supplying circuit for supplying a drain bias voltage to the drains of the first field effect transistor and the second field effect transistor, a first capacitor connected between the drain of the first field effect transistor and a reference potential, and a second capacitor connected between the drain of the second field effect transistor and the reference potential, and wherein the voltage difference between the drain voltage of the first field effect transistor and the drain voltage of the second field effect transistor is processed as a detection output.

Further, in the present invention, preferably, the first field effect transistor and the second field effect transistor have substantially the same characteristics,

the drain bias supplying circuit includes a first drain bias use resistance element connected between the drain of the first field effect transistor and a voltage source and includes a second drain bias use resistance element connected between the drain of the second field effect transistor and a voltage source, a resistance of the first drain bias use resistance element and a resistance of the second drain bias use resistance element are set to substantially equivalent values, and a capacitance of the first capacitor and a capacitance of the second capacitor are set to substantially equivalent values.

Further, in the present invention, preferably, when a gate width of the first field effect transistor is W_{ga} and a gate width of the second field effect transistor is . W_{gb} , the ratio W_{ga}/W_{gb} is set to N, the drain bias supplying circuit includes a first drain bias use resistance element connected between the drain of the first field effect transistor and a voltage source and includes a second drain bias use resistance element connected between the drain of the second field effect transistor and a voltage source, a resistance Ra of the first drain bias use resistance element and a resistance of the second drain bias use resistance Rb element are set so as to satisfy the condition Ra/Rb = 1/N, and a capacitance of the first capacitor and a capacitance of

the second capacitor are set to substantially equivalent values.

5

10

15

20

25

Further, in the present invention, the power detector preferably alternatively comprises a first field effect transistor receiving the input signal at its gate and with a source connected to a reference potential, a second field effect transistor with a source connected to the reference potential, a first gate bias supplying circuit for supplying a gate bias voltage to the gate of the first field effect transistor, a second gate bias supplying circuit for supplying a gate bias voltage to a gate of the second field effect transistor, a drain bias supplying circuit for supplying a drain bias voltage to the drains of the first field effect transistor and the second field effect transistor, a first capacitor connected between the drain of the first field effect transistor and a reference potential, and a second capacitor connected between the drain of the second field effect transistor and the reference potential, and wherein the voltage difference between the drain voltage of the first field effect transistor and the drain voltage of the second field effect transistor is processed as a detection output.

According to the present invention, for example, an RF signal is received and input to the generating means

of the n-port receiver through the first input terminal, while the local signal generated, for example, by a local oscillator is input to the generating means of the n-port receiver through the second input terminal.

In the generating means, two signals having a phase difference based on the received signal or the local signal are generated. The generated signal is output to the power detector from the output terminal (port).

5

10

15

20

In the power detector, the input signal level is detected. The detected signal is, for example, converted from an analog to digital format and fed to the digital signal processing part.

In the digital signal processing part, the converted digital signal of the power detector is converted to a plurality of signal components included in the received signal or the local signal.

BRIEF DESCRIPTION OF DRAWINGS

These and other objects and features of the present invention will become clearer from the following description of the preferred embodiments given with reference to the accompanying figures, in which:

Fig. 1 is a block diagram of a conventional heterodyne receiver;

25 Fig. 2 is a block diagram of a conventional direct

12

conversion receiver;

10

15

20

25

Fig. 3 is a block diagram of an embodiment of a universal platform for SDR according to the present invention;

5 Fig. 4 is a block diagram of a five-port MMIC according to the present invention;

Fig. 5 is a view of a concrete structure except the power detectors of the five-port MMIC of Fig. 4;

Fig. 6 is a circuit diagram of an example of the power detector according to the present invention;

Fig. 7 is a view of an example of the detection characteristic of the power detector of Fig. 6;

Fig. 8 is a view of the detection characteristic of the power detector of Fig. 6 when the gate bias voltages are adopted as parameters;

Fig. 9 is a view of the calibration procedure and device according to the present embodiment;

Fig. 10 is a view of an example of the configuration of a three-port MMIC according to the present invention;

Fig. 11 is a view of an example of the configuration of a four-port MMIC according to the present invention;

Fig. 12 is a view of an example of the configuration of a six-port MMIC according to the present invention;

Fig. 13 is a view of another example of the configuration of the power detector according to the

13

present invention;

15

20

25

Fig. 14 is a view of another example of the configuration of the power detector according to the present invention; and

5 Fig. 15 is a view of another example of the configuration of the power detector according to the present invention.

BEST MODE FOR CARRYING OUT THE INVENTION

Below, the best modes of the universal platform for SDR (Software Defined Radio) will be described in detail with reference to the accompanying drawings.

Figure 3 is a block diagram of an embodiment of a universal platform for SDR according to the present invention.

The universal platform 100 comprises, as shown in Fig. 3, an RF circuit 101 and a digital circuit 102.

The RF circuit 101 is configured by a first preselect filter 111 constituted by, for example, a band pass filter (BPF), a gain controlled LNA (low noise amplifier) 112, a second pre-select filter 113 constituted by, for example, an BPF (band-pass filter), a local filter 114 constituted by, for example, the LPF, an n (in this embodiment, n=5)-port direct conversion rec iver MMIC (Monolithic Microware Integrated Circuit)

14

115, and LPF's 116, 117, and 118.

5

10

Further, the digital circuit 102 is configured by ADC's (Analog-to-Digital Converters) 121, 122, and 123, non-linearity compensation circuits 124, 125, and 126, and an n-port IQ signal converter 127.

The five-port MMIC 115 combines two input signals, which are a received software defined radio (SDR) signal RS and a local signal LS, in linear combinations and outputs three signals, wherein the analog power values of the output signals are detected by power detectors PD1, PD2, and PD3.

Next, the internal configuration of the five-port

MMIC 115 will be explained with reference to Figs. 4 and
5.

15 Figure 4 is a block diagram of the five-port MMIC according to the present invention, while Fig. 5 is a view of a concrete structure except the power detectors of the five-port MMIC of Fig. 4.

The five-port MMIC 115 comprises, as shown in Figs. 4

20 and 5, a directional coupler 1151 constituted by
resistors R101 to R103, a divider 1152 constituted by
resistors R104 to R106, a divider 1153 constituted by
resistors R107 to R109, a phase shifter 1154 constituted
by capacitors C101 and C102 and an inductor L101, and
25 pow r detectors 1155 (PD1), 1156 (PD2), and 1157 (PD2).

15

Here, the five ports are comprised of a received signal RS use input terminal (first input terminal) T_{IN101} , a local signal LS use input terminal (second input terminal) T_{IN102} , an output terminal (port) of the directional coupler 1151 to the power detector 1155, an output port of the divider 1152 to the power detector 1156, and an output port of the divider 1153 to the power detector 1157.

5

15

20

25

In the five-port MMIC 115, the received signal RS

input to the input terminal T_{I101} is input to the divider

1152 and a part of the same is input to the power

detector 1155 by the directional coupler 1151.

The received signal input to the divider 1152 is divided to two signals. One divided signal is input to the power detector 1156, while the other divided signal is input to the phase shifter 1154.

In the phase shifter 1154, the received signal from the divider 1152 is shifted in phase by θ . The signal shifted in phase is input to the divider 1153, and the input signal is divided to two signals. One divided signal is input to the power detector 1157, while the other divided signal is supplied to the input terminal T_{IN102} .

Alternatively, the local signal input to the input terminal T_{IN102} is input to the divider 1153 and then the

16

local signal is divided to two signals by the divider 1153. One divided signal is input to the power detector 1157, while the other divided signal is input to the phase shifter 1154.

In the phase shifter 1154, the local signal from the divider 1153 is shifted in phase by θ . The signal shifted in phase is input to the divider 1152, and the input signal is divided to two signals. One divided signal is input to the power detector 1156, while the other divided signal is input to the directional coupler 1151.

5

10

15

20

25

As explained above, the power detector 1155 receives the received signal RS. In the power detector 1155, the amplitude component of the supplied signal is detected, and the detected amplitude component is supplied to the LPF 116.

The power detector 1156 receives the received signal and the local signal shifted in phase by θ . In the power detector 1156, the amplitude components of the supplied signals are detected, and the detected amplitude components are supplied to the LPF 117.

The power detector 1157 receives the local signal and the received signal shifted in phase by θ . In the power detector 1157, amplitude components of the supplied signals are detected and the detected amplitude components are supplied to the LPF 118.

17

Next, the concrete configuration of the power detector capable of being applied to the five-port MMIC of Figs. 4 and 5 will be explained.

Figure 6 is a circuit diagram of an example of the power detector according to the present invention.

5

10

15

20

25

The power detector 200 (PD₁, PD₂, PD₃) comprises, as shown in Fig. 6, field effect transistors (hereinafter, referred to as "transistors") Q201 and Q202 as active elements, resistors R201, R202, R203, R204, R205, R206, and R207, a power source V201, a matching circuit (MTR) 201, and gate bias supplying circuits 202 and 203.

The matching circuit 201 is constituted by a resistor R208. The resistor R208 is connected between the connection point of an input terminal T_{IN201} and one electrode of the DC cutoff use capacitor C201 and the ground potential GND.

The gate bias supplying circuit 202 is constituted by resistors R201 and R202 connected in series between the power source V201 and the ground potential GND. The connection point of the resistors R201 and R202 is connected to another electrode of the capacitor C201 and a gate of the transistor Q201.

The gate bias supplying circuit 202 having the configuration described above generates a bias voltage of the transistor Q201 by dividing the voltage Vdd of the

18

power source V201 by the resistors R201 and R202.

5

10

15

20

25

The gate bias supplying circuit 203 is constituted by resistors R203 and R204 connected in series between the power source V201 and the ground potential GND. The connection point of the resistors R203 and R204 is connected to a gate of the transistor Q202.

The gate bias supply circuit 203 having the configuration described above generates a bias voltage of the transistor Q202 by dividing the voltage Vdd of the power source V201 by resistors R203 and R204.

A source of the transistor Q201 and a source of the transistor Q202 are connected, and the connection point of the source is connected to the ground potential GND through the resistor R205 (as a current source).

A drain of the transistor Q201 is connected to one terminal of the resistor R206, one electrode of the capacitor C202, and a first output terminal T_{OT201} . Another terminal of the resistor R206 is connected to the power source V201 of the voltage Vdd. Another electrode of the capacitor C202 is connected to the ground potential GND.

A drain of the transistor Q202 is connected to one terminal of the resistor R207, one electrode of the capacitor C203, and a second output terminal T_{OT202} . Another terminal of the resistor R207 is connected to the power sourc V201. Another electrode of the capacitor

19

C203 is connected to the ground potential GND.

5

10

15

20

25

A drain vias voltage Vdd is supplied to the drain of the transistor Q201 through the resistor R206 and to the drain of the transistor Q202 through the resistor R207.

In the power detector 200 constituted by the above relationship of connection, the transistors Q201 and Q202 serving as active elements, have, for example, substantially equivalent structures so as to have substantially equivalent characteristics.

Accordingly, in the power detector 200, a resistance Rgal of the resistor R201 and a resistance Rgbl of the resistor R202 of the gate bias supplying circuit 202 and a resistance Rga2 of the resistor R203 and a resistance Rgb2 of the resistor R204 of the gate bias supplying circuit 203 satisfy the conditions Rgal = Rga2 and Rgbl = Rgb2 so as to make the gate bias voltages of the transistors R201 and R202 as equal as possible.

Further, a resistance Ra of the resistor R206 connected to the drain of the transistor Q201 and a resistance Rb of the resistor R207 connected to the drain of the transistor Q202 satisfy the condition Ra = Rb.

Similarly, it is to be desired that a capacitance

Couta of the capacitor C202 and a capacitance Coutb of

the capacitor C203 satisfy the condition Couta = Coutb.

The capacitances Couta and Coutb are set to values large

20

enough so that the impedance becomes substantially zero ohm at the higher frequency including an input frequency fin of the input high-frequency signal.

Next, the operation of the power detector having the above configuration will be explained.

5

20

25

The high-frequency RFin input to the input terminal $T_{\rm IN201}$ is supplied to the gate of the transistor Q201 through the matching circuit 101 and the DC cutoff use capacitor C101.

At this time, the gate bias voltage generated by the gate bias supplying circuit 202 is supplied to the gate of the transistor Q201. Similarly, the gate bias voltage generated by the gate bias supply circuit 203 is supplied to the gate of the transistor Q202.

Further, the drain bias voltage is supplied to the drain of the transistor Q201 through the resistor R206, and supplied to the drain of the transistor Q202 through the resistor R207.

In this state, since the coupling capacitor C202
having the large enough value is connected between the
drain of the transistor Q201 and the ground potential
GND, and the coupling capacitor C203 having the large
enough value is connected between the drain of the
transistor Q202 and the ground potential GND, the drains
of the transistors Q201 and Q202 become stable states in

5

10

15

the high-frequency.

As the result, the difference of voltage between the drain voltage of the transistor Q201 at the first output terminal T_{OT201} and the drain voltage of the transistor Q202 at the second output terminal T_{OT202} is supplied as the detected signal Vout to the later processing circuit, for example, LPF.

Below, the detection characteristic of the power detector of Fig. 6 will be considered with reference to Figs. 7 and 8.

Figure 7 is a view of an example of the detection characteristic of the power detector of Fig. 6.

In Fig. 7, the abscissa indicates the input high-frequency power Pin, and the ordinate indicates the output detected voltage Vout. The frequency of the input high-frequency signal is 5.5 GHz.

As will be understood from Fig. 7, the power detector of Fig. 6 has a comparatively good linearity.

Figure 8 is a view of the detection characteristic of
the power detector of Fig. 6 when the gate bias voltages
are adopted as parameters.

In Fig. 8, the abscissa indicates the input highfrequency power Pin, and the ordinate indicates the output detected voltage Vout.

25 As will be understood fr m Fig. 8, the change of the

PCT/JP00/04550 WO 02/05444

Pin versus Vout characteristic is very small with respect to the change of the gate bias.

Namely, almost no DC offset occurs in the power detector of Fig. 6.

Next, the operation of the universal platform of Fig. 5 3 will be explained.

A modulated RF signal is received by a not illustrated antenna and input to the RF circuit 101 via the input terminal Tinks.

10

25

In the RF circuit, the received signal RS is passed through the first pre-select filter 111 and supplied to the gain controlled LNA 112. The gain of the LNA 112 is controlled by a gain control signal GCS supplied from a not illustrated control circuit through an input terminal T_{INGCS} . The output signal of the LNA 112 is passed through 15 the second pre-select filter 113 and supplied to the first input terminal T_{IN101} of the five-port MMIC 115. The local signal LS generated and controlled in gain by a not illustrated local oscillator (LO) is supplied through the input terminal T_{INLS} and the local filter 114. 20

In the five-port MMIC 115, two input signals RS and LS are combined in linear combinations. As a result, three signals are output. The analog power values of the output three signals are detected by the power detectors 1155 (PD₁), 1156 (PD₂), and 1157 (PD₃).

5

15

The outputs of the power detectors 1155, 1156, and 1157, as shown in Fig. 3, are passed through the LPF's 116, 117, and 118 and supplied to the A/D converters 121, 122, and 123. In the A/D converters 121, 122, and 123, the supplied signals are converted from the analog to digital format and fed to the digital signal processing part 130 constituted by the non-linearity compensation circuits 124, 125, and 126 and the n-port IQ signal converter 127.

In the digital signal processing part 130, the nonlinearities of the power detectors are compensated for by the non-linearity compensation circuit 124, 125, and 126, and the results supplied to the IQ signal converter 127.

In IQ signal converter 127, the in-phase (I) and the quadrature (Q) values of the signal are calculated from the three output voltages of the power detectors by means of the following equations:

$$I = -\frac{K_{21}K_{32} + K_{22}K_{31}}{4K_{21}K_{31}\cos\theta} - \frac{K_{21}K_{32} + K_{22}K_{31}}{4K_{11}K_{22}K_{32}\cos\theta} \frac{P_{1}}{R_{0}P_{10}}$$

$$+ \frac{1}{4K_{21}K_{22}\cos\theta} \frac{P_{2}}{R_{0}P_{10}} + \frac{1}{4K_{31}K_{32}\cos\theta} \frac{P_{3}}{R_{0}P_{10}} \dots (1)$$

$$= h_{10} + h_{11}P_{1} + h_{12}P_{2} + h_{13}P_{3} \dots (2)$$

$$Q = -\frac{K_{21}K_{32} - K_{22}K_{31}}{4K_{21}K_{31}\sin\theta} + \frac{K_{21}K_{32} - K_{22}K_{31}}{4K_{11}K_{22}K_{32}\sin\theta} \frac{P_{1}}{R_{0}P_{10}}$$

5

10

15

20

$$-\frac{1}{4K_{21}K_{22}\sin\theta}\frac{P_2}{R_0P_{10}}+\frac{1}{4K_{31}K_{32}\sin\theta}\frac{P_3}{R_0P_{10}} \qquad ...(3)$$

$$= h_{Q0} + h_{Q1}P_1 + h_{Q2}P_2 + h_{Q3}P_3 \qquad ...(4)$$

where K_{ij} is the voltage transfer coefficient of the five-port junction, i is the output port of each power detector 1155, 1156 and 1157, j = 1 is the received signal port, j = 2 is the local signal port, θ is the phase shift value of the phase shifter 1154, P_i is the output voltage of each power detector 1155, 1156, and 1157, P_{io} is the local oscillator (LO) signal power, and R_0 is a coefficient depending on the power detector load resistance of the LO.

The coefficients h₁₁ and h₀₁ can be calculated directly through a simple calibration procedure. Thus, influences like mismatch of the power detectors and isolation amplifier, gain and resistor tolerances, inaccurate assessment of phase shifts, and LO level fluctuations may be directly considered and calibrated. A single calibration procedure is sufficient if influences due to temperature drifts may be neglected. The remaining difficulty is to take into account the non-linear behavior of the power detectors. Here, the non-linearity is compensated for by means of the digital signal processing.

Figure 9 is a view of the calibration procedure and device according to the present embodiment. With four known signals, I(1), Q(1), I(2), Q(2), I(3), Q(3), and I(4), Q(4), created by the calibration device, the following equations are derived:

$$I(1) = h_{10} + h_{11}P_{1}(1) + h_{12}P_{2}(1) + h_{13}P_{3}(1) \qquad \dots (5)$$

$$Q(1) = h_{Q0} + h_{Q1}P_{1}(1) + h_{Q2}P_{2}(1) + h_{Q3}P_{3}(1) \qquad \dots (6)$$

$$I(2) = h_{10} + h_{11}P_{1}(2) + h_{12}P_{2}(2) + h_{13}P_{3}(2) \qquad \dots (7)$$

$$10 \qquad Q(2) = h_{Q0} + h_{Q1}P_{1}(2) + h_{Q2}P_{2}(2) + h_{Q3}P_{3}(2) \qquad \dots (8)$$

$$I(3) = h_{10} + h_{11}P_{1}(3) + h_{12}P_{2}(3) + h_{13}P_{3}(3) \qquad \dots (9)$$

$$Q(3) = h_{Q0} + h_{Q1}P_{1}(3) + h_{Q2}P_{2}(3) + h_{Q3}P_{3}(3) \qquad \dots (10)$$

$$I(4) = h_{10} + h_{11}P_{1}(4) + h_{12}P_{2}(4) + h_{13}P_{3}(4) \qquad \dots (11)$$

$$Q(4) = h_{Q0} + h_{Q1}P_{1}(4) + h_{Q2}P_{2}(4) + h_{Q3}P_{3}(4) \qquad \dots (12)$$

15

5

From these equations, the coefficients h_{Ii} and h_{Qi} can be determined. The calibration device 140 can be comprised of four switches, one attenuator, and two phase shifters.

20 As explained above, according to the present embodiment, the universal platform for the SDR employs the direct conversion approach with the five-port MMIC 115 followed by reconfigurable reprogrammable devices such as DSP's or FPGA's. The present universal platform is based on the linear operation of th devices. Thus,

26

the DC offset problem may be solved. It is also possible to support very wide bandwidths compared with conventional I/Q receivers. Therefore, the present universal platform is suitable for multimode and multiband communications.

5

10

15

Especially, the five-port MMIC serving as the receiver is based on the linear operation of the device, and related non-linear effects may be omitted. The power level of the local oscillator (LO) is much smaller compared to the classical approach. Therefore, the DC offset problem may be overcome. The other advantage is that the phase shifter in the multi-port may take any values, theoretically between O and 90 degrees, excluding boundary values. This is an important issue considering the fact that the conventional I/Q demodulator requires a 90 degree phase shifter and phase shifters are usually linear, frequency dependent devices. Thus, the present DC receiver is able to support a wider bandwith compared with conventional I/Q receivers.

Note that in the present embodiment, the n-port MMIC.

was explained based on an example of a five-port MMIC,

however, the present invention is not limited to this.

Needless to say the present invention can be applied to

other types of MMIC such as a three-port MMIC, a four
port MMIC, and a six-port MMIC (for example, refer to WO

10

15

20

99/33166 (PCT/EP98/08329)).

Below, the configuration of the three-port MMIC, the four-port MMIC, and the six-port MMIC will be explained with reference to Figs. 10, 11, and 12.

5 Figure 10 is a view of an example of the configuration of the three-port MMIC according to the present invention.

The three-port MMIC 300 comprises, as shown in Fig. 10, one power detector 200 having, for example, the same structure as Fig. 6, a received signal RS use input terminal T_{IN301} , a local signal LS use input terminal T_{IN302} , dividers 301 and 302, phase shifters 303 and 304, and a switching circuit 305.

In this case, only one LPF 116 is arranged at a later stage of the three-port MMIC 300.

Here, the three ports are comprised of the received signal RS use input terminal $T_{\text{IN}301}$, the local signal LS use input terminal T_{IN302} , and an output port of the divider 301 to the power detector 200.

In the three-port MMIC 300, the received signal RS input to the input terminal T_{IN301} is input to the divider 301. In the divider 301, the input signal is divided to two signals, and one divided signal is supplied to the power detector 200.

Alternatively, the local signal input to the input 25

28

terminal T_{IN301} is input to the divider 302. In the divider 302, the input signal is divided to two signals. One divided signal is input to the phase shifter 303, shifted in phase by θ , and then supplied to the switching circuit 305. The other divided signal is input to the phase shifter 304, shifted in phase by θ , and then supplied to the switching circuit 305. The signals shifted in phases by the phase shifters 303 and 304 are selectively supplied to the divider 301 by the switching circuit 305.

5

10

15

20

25

The input signal to the divider 301 is divided to two signals, and one divided signal is supplied to the power detector 200.

In the power detector 200, the amplitude component of the supplied signal is detected and the detected amplitude component is supplied to the LPF 116.

In the case of using the three-port MMIC 300, the same effects as in the case of the five-port MMIC can be obtained.

Figure 11 is a view of an example of the configuration of the four-port MMIC according to the present invention.

The four-port MMIC 400 comprises, as shown in Fig. 11, two power detectors 200-1, 200-2 having, for example, the same structures as Fig. 6, a received signal RS use input terminal $T_{\rm IN401}$, a local signal LS use input terminal

29

 T_{IN402} , switching circuits 401 and 402, dividers 403 and 404, and a phase shifter 405.

In this case, two LPF's 116 and 117 are arranged at a later stage of the four-port MMIC 400.

Here, the four ports are comprised of the received signal RS use input terminal $T_{\rm IN401}$, the local signal LS use input terminal $T_{\rm IN402}$, an output port of the divider 403 to the power detector 200-1, and an output port of the divider 404 to the power detector 200-2.

In the four-port MMIC 400, the received signal RS input to the input terminal T_{IN401} is input to the divider 403 through the high-speed switching circuit 401. In the divider 403, the input signal is divided to two signals.

One divided signal is supplied to the power detector 200-1, while the other divided signal is input to the phase shifter 405.

In the phase shifter 405, the received signal from the divider 403 is shifted in phase by θ . The signal shifted in phase is input to the divider 404, where the input signal is divided to two signals. One divided signal is input to the power detector 200-2, while the other divided signal is supplied to the switching circuit 402.

20

25

Alternatively, the local signal input to the input terminal $T_{\text{IN}102}$ is input to the divider 404 through the

30

high-speed switching circuit 402, and then the local signal is divided to two signals by the divider 404. One divided signal is input to the power detector 200-2, while the other divided signal is input to the phase shifter 405.

5

10

15

20

In the phase shifter 405, the local signal from the divider 404 is shifted in phase by θ . The signal shifted in phase is input to the divider 403, where the input signal is divided to two signals. One divided signal is input to the power detector 200-1, while the other divided signal is input to the high-speed switching circuit 401.

In the power detector 200-1, the amplitude component of the supplied signal is detected, and the detected amplitude component is supplied to the LPF 116.

In the power detector 200-2, the amplitude component of the supplied signals is detected, and the detected amplitude component is supplied to the LPF 117.

In the case of using the four-port MMIC 400, the same effects as in the case of the five-port MMIC can be obtained.

Figure 12 is a view of an example of the configuration of the six-port MMIC according to the present invention.

The six-port MMIC 500 comprises, as shown in Fig. 12,

31

four power detectors 200-1, 200-2, 200-3, and 200-4 having, for example, the same structures as Fig. 6, a received signal RS use input terminal $T_{\rm IN501}$, a local signal LS use input terminal $T_{\rm IN502}$, directional couplers 501 and 502, dividers 503 and 504, and a phase shifter 505.

5

10

15

20

25

In this case, four LPF's 116, 117, 118, and 119 are arranged at a later stage of the six-port MMIC 500.

Here, the six ports are comprised of the received signal RS use input terminal $T_{\rm IN501}$, the local signal LS use input terminal $T_{\rm IN502}$, and output port of the directional coupler 501 to the power detector 200-1, an output port of the divider 503 to the power detector 200-2, an output port of the divider 504 to the power detector 200-3, and an output port of the directional coupler 502 to the power detector 200-4.

In the six-port MMIC 500, the received signal RS input to the input terminal $T_{\rm IN501}$ is input to the power detector 200-1 and the divider 503 through the directional circuit 501. In the divider 503, the input signal is divided to two signals. One divided signal is supplied to the power detector 200-2, while the other divided signal is input to the phase shifter 505.

In the phase shift r 505, the received signal from the divider 503 is shifted in phase by θ . The signal

32

shifted in phase is input to the divider 504, where the input signal is divided to two signals. One divided signal is input to two power detector 200-3, while the other divided signal is supplied to the directional coupler 502.

5

10

15

20

Alternatively, the local signal input to the input terminal $T_{\rm IN502}$ is input to the power detector 200-4 and the divider 504 through the directional coupler 502, and then the local signal is divided to two signals by the divider 504. One divided signal is input to the power detector 200-2, while the other divided signal is input to the phase shifter 505.

In the phase shifter 505, the local signal from the divider 504 is shifted in phase by θ . The signal shifted in phase is input to the divider 503, where the input signal is divided to two signals. One divided signal is input to the power detector 200-2, while the other divided signal is input to the directional coupler 501.

As explained above, the power detector 200-1 receives the received signal RS. In the power detector 200-1, the amplitude component of the supplied signal is detected, and the detected amplitude component is supplied to the LPF 116.

The pow r d tector 200-2 r ceives the received signal and the local signal shifted in phase by θ . In the power

33

detector 200-2, amplitude components of the supplied signals are detected, and the detected amplitude components are supplied to the LPF 117.

5

10

15

20

The power detector 200-3 receives the local signal and the received signal shifted in phase by θ . In the power detector 200-3, amplitude components of the supplied signals are detected, and the detected amplitude components are supplied to the LPF 118.

The power detector 200-4 receives the local signal LS. In the power detector 200-4, an amplitude component of the supplied signal is detected, and the detected amplitude component is supplied to the LPF 119.

In the case of using the six-port MMIC 500, the same effects as in the case of the five-port MMIC can be obtained.

Further, in the present embodiment, the power detector was explained based on the example of Fig. 6, however, the present invention is not limited to this. Needless to say the present invention can be applied to other types of power detectors.

Below, a few other configurations of the power detector will be explained with reference to Figs. 13, 14, and 15.

Figure 13 is a view of another example of the configuration of the power detector according to the

34

present invention.

5

10

15

20

The point of difference of the power detector 200A of Fig. 13 from the power detector 200 of Fig. 6 is that the sources of the transistors Q201 and Q202 are directly connected to the ground potential GND in place of connecting through the resistor.

The rest of the configuration is the same as that in Fig. 6.

According to this power defector 200A, in addition to the same effects as in the above power detector 200 of Fig. 6, a lower power consumption can be realized.

Figure 14 is a view of another example of the configuration of the power detector according to the present invention.

The point of difference of the power detector 200B of Fig. 14 from the poser detector 200 of Fig. 6 is that a gate width of W_{gb} of the transistor Q202 is set smaller than a gate width W_{ga} of the transistor Q201, and a resistance Rdb of the drain bias use resistor R207a is larger than a resistance Rda of the drain bias use resistor R206a.

Concretely, the ratio W_{ga}/W_{gb} is set to N, and the resistance Rdb of the resistor R207a is set to N times the resistance Rda of the resistor R206a.

25 According to th power detector 200B of Fig. 14, in

35

addition to the same effects as in the above power detector 200 of Fig. 6, it is possible to reduce the current consumption to (N+1)/(2N) times.

Figure 15 is a view of another example of the configuration of the power detector according to the present invention.

The point of difference of the power detector 200C of Fig. 15 from the power detector 200 of Fig. 6 is that the connection point of sources of the transistors Q201 and Q202 is connected to the ground potential GND by a field effect transistor Q203 serving as a current source in which a gate is supplied with a bias voltage from a gate bias supplying circuit 204 constituted by resistors R209 and R210 connected in series between the power source V201 and the ground potential GND.

According to the power detector 200C of the Fig. 15, the same effects as in the above power detector 200 of Fig. 6 can be obtained.

20 INDUSTRIAL APPLICABILITY

10

15

25

As described above, according to the universal platform for the SDR of the present invention, the universal platform employs the direct conversion approach with the n-port MMIC 115 followed by reconfigurable reprogrammable devices such as DSP's or FPGA's. The

36

universal platform is based on the linear operation of the devices. Thus, the DC offset problem may be solved. It is also possible to support very wide bandwidths compared with conventional I/Q receivers. Therefore, the present universal platform is suitable for multimode and multiband communications.

5

37

CLAIMS

 A universal platform for software defined radio, comprising;

an n (n being an integer of 3 or more)-port receiver including

5

20

25

a first input terminal receiving a received signal,

a second input terminal receiving a local signal,

a generating means for generating two signals having a phase difference based on at least one signal between the received signal input from the first input terminal or the local signal input from the second input terminal and including at least one output terminal for outputting the generated signal, and

at least one power detector for inputting the output signal from the output terminal and detecting the signal level of the input signal; and

a converter for converting the output signal of the power detector to a plurality of signal components included in the received signal or the local signal.

2. A universal platform for software defined radio as set forth in claim 1, wherein

the power detector comprises:

a first field effect transistor receiving the

38

input signal at its gate,

10

15

25

a second field effect transistor with a source connected to a source of the first field effect transistor,

a first gate bias supplying circuit for supplying a gate bias voltage to the gate of the first field effect transistor,

a second gate bias supplying circuit for supplying a gate bias voltage to a gate of the second field effect transistor,

a current source connected to the connecting

point of the sources of the first field effect transistor

and the second field effect transistor,

a drain bias supplying circuit for supplying a drain bias voltage to the drains of the first field effect transistor and the second field effect transistor,

a first capacitor connected between the drain of the first field effect transistor and a reference potential, and

a second capacitor connected between the drain of the second field effect transistor and the reference potential, and

the voltage difference between the drain voltage of the first field effect transistor and the drain voltage of the second field effect transistor is

39

processed as a detection output.

10

15

3. A universal platform for software defined radio as set forth in claim 2, wherein

the first field effect transistor and the second

field effect transistor have substantially equivalent characteristics,

the drain bias supplying circuit includes a first drain bias use resistance element connected between the drain of the first field effect transistor and a voltage source and a second drain bias use resistance element connected between the drain of the second field effect transistor and a voltage source,

a resistance of the first drain bias use resistance element and a resistance of the second drain bias use resistance element are set to substantially equivalent values, and

a capacitance of the first capacitor and a capacitance of the second capacitor are set to substantially equivalent values.

20 4. A universal platform for software defined radio as set forth in claim 2, wherein

when a gate width of the first field effect transistor is W_{ga} and a gate width of the second field effect transistor is W_{gb} , the ratio W_{ga}/W_{gb} is set to N,

25 th drain bias supplying circuit includes a first

40

drain bias use resistance element connected between the drain of the first field effect transistor and a voltage source and a second drain bias use resistance element connected between the drain of the second field effect transistor and a voltage source,

a resistance Ra of the first drain bias use resistance element and a resistance of the second drain bias use resistance Rb element are set so as to satisfy the condition Ra/Rb = 1/N, and

- a capacitance of the first capacitor and a capacitance of the second capacitor are set to substantially equivalent values.
 - 5. A universal platform for software defined radio as set forth in claim 1, wherein

15 the power detector comprises

5

20

25

a first field effect transistor receiving the input signal at its gate and with a source connected to a reference potential,

a second field effect transistor with a source connected to the reference potential,

a first gate bias supplying circuit for supplying a gate bias voltage to the gate of the first field effect transistor,

a second gate bias supplying circuit for supplying a gate bias voltage to a gate of the second

41

field effect transistor,

5

10

25

a drain bias supplying circuit for supplying a drain bias voltage to the drains of the first field effect transistor and the second field effect transistor,

a first capacitor connected between the drain of the first field effect transistor and a reference potential, and

a second capacitor connected between the drain of the second field effect transistor and the reference potential, and

the voltage difference between the drain voltage of the first field effect transistor and the drain voltage of the second field effect transistor is processed as a detection output.

6. A universal platform for software defined radio, comprising:

an n (n being an integer of 3 or more)-port receiver including:

- a first input terminal receiving a received 20 signal,
 - a second input terminal receiving a local signal,
 - a generating means for generating two signals having a phase difference based on at least one signal between the received signal input from the first input

42

terminal or the local signal input from the second input terminal and including at least one output terminal for outputting the generated signal, and

at least one power detector for receiving the output signal from the output terminal and detecting the signal level of the input signal;

5

15

25

at least one analog-to-digital (A/D) converter for converting the output analog signal from the corresponding power detector to a digital signal; and

- a digital signal processing part for converting the output signal of the power detector through the A/D converter to a plurality of signal components included in the received signal or the local signal.
 - 7. A universal platform for software defined radio as set forth in claim 6, wherein the digital signal processing part compensates for the non-linearity of the power detector.
 - 8. A universal platform for software defined radio as set forth in claim 6, wherein:

20 the power detector comprises:

- a first field effect transistor receiving the input signal at its gate,
- a second field effect transistor with a source connected to a source f the first field effect transistor.

43

a first gate bias supplying circuit for supplying a gate bias voltage to the gate of the first field effect transistor,

a second gate bias supplying circuit for supplying a gate bias voltage to a gate of the second field effect transistor,

5

10

15

20

a current source connected to the connecting point of the sources of the first field effect transistor and the second field effect transistor,

a drain bias supplying circuit for supplying a drain bias voltage to the drains of the first field effect transistor and the second field effect transistor,

a first capacitor connected between the drain of the first field effect transistor and a reference potential, and

a second capacitor connected between the drain of the second field effect transistor and the reference potential, and

the voltage difference between the drain voltage of the first field effect transistor and the drain voltage of the second field effect transistor is processed as a detection output.

- 9. A universal platform for software defined radio as set forth in claim 8, wherein:
- 25 the first field effect transistor and the second

44

field effect transistor have substantially equivalent characteristics,

the drain bias supplying circuit includes a first drain bias use resistance element connected between the drain of the first field effect transistor and a voltage source and a second drain bias use resistance element connected between the drain of the second field effect transistor and a voltage source,

5

15

20

25

a resistance of the first drain bias use

resistance element and a resistance of the second drain
bias use resistance element are set to substantially
equivalent values, and

a capacitance of the first capacitor and a capacitance of the second capacitor are set to substantially equivalent values.

10. A universal platform for software defined radio as set forth in claim 8, wherein:

when a gate width of the first field effect transistor is W_{ga} and a gate width of the second field effect transistor is W_{gb} , the ratio W_{ga}/W_{gb} is set to N,

the drain bias supplying circuit includes a first drain bias use resistance element connected between the drain of the first field effect transistor and a voltage source and a second drain bias use resistance element connected b tween the drain of the second field effect

45

transistor and a voltage source,

5

15

25

a resistance Ra of the first drain bias use resistance element and a resistance of the second drain bias use resistance Rb element are set so as to satisfy the condition Ra/Rb = 1/N, and

a capacitance of the first capacitor and a capacitance of the second capacitor are set to substantially equivalent values.

11. A universal platform for software defined radio10 as set forth in claim 6, wherein:

the power detector comprises:

a first field effect transistor receiving the input signal at its gate and with a source connected to a reference potential,

a second field effect transistor with a source connected to the reference potential,

a first gate bias supplying circuit for supplying a gate bias voltage to the gate of the first field effect transistor,

a second gate bias supplying circuit for supplying a gate bias voltage to a gate of the second field effect transistor,

a drain bias supplying circuit for supplying a drain bias voltag to the drains of the first field effect transistor and the s cond field ffect transistor,

46

a first capacitor connected between the drain of the first field effect transistor and a reference potential, and

a second capacitor connected between the drain of
the second field effect transistor and the reference
potential, and

the voltage difference between the drain voltage of the first field effect transistor and the drain voltage of the second field effect transistor is processed as a detection output.

10






FIG.2









FIG.5






FIG.7









FIG.8











子 GND Torzoz Q202 Vout 200A RFin |

13/16

FIG.14

200B





FIG.15

200C



LIST OF REFERENCES

100	universal platform
101	RF circuit
102	digital circuit
111	first pre-select filter
112	LNA (low noise amplifier)
113	second pre-select filter
114	local filter
115	five-port MMIC
116,	117, 118, 119 low pass filter (LPF)
121,	122, 123 A/D converter
124,	125, 126 not-linearity compensation circuit
127	n-port IQ signal converter
200,	200A, 200B, 200C power detector
300	three-port MMIC
400	four-port MMIC
500	six-port MMIC

INTERNATIONAL SEARCH REPORT

s. di e

in ional Application No PCT/JP 00/04550

A. CLASSI IPC 7	FICATION OF SUBJECT MATTER H04B1/30 H03D1/22 H04L27/2	33 H04L27/227	
ı			
	International Patent Classification (IPC) or to both national classifica	dion and IPC	
	SEARCHED currentation searched (classification system followed by classification	on symbols)	
IPC 7	H04B H03D H04L		
Documental	lon searched other than minimum documentation to the extent that st	uch documents are included in the fields so	earched
Electronic d	ata base consulted during the International search (name of data bas	se and, where practical, search terms used)
EPO-In	ternal, PAJ, WPI Data		-
C. DOCUMI	ENTS CONSIDERED TO BE RELEVANT		
Category *	Citation of document, with indication, where appropriate, of the rele	evant passages	Relevant to claim No.
Х	EP 1 014 562 A (SONY INT EUROP GM CORP (JP)) 28 June 2000 (2000-06-	BH ;SONY	1,6
A	page 3, line 5 -page 4, line 3; f	igures	2-5,7-11
A	US 5 079 454 A (BENTON ROBERT H 7 January 1992 (1992-01-07) abstract; figure 2	ET AL)	1-11
Furti	ner documents are listed in the continuation of box C.	X Patent family members are listed	in annex.
"A" docume consider in the consider in the column of the c	ent defining the general state of the art which is not lered to be of particular relevance document but published on or after the international late in which may throw doubts on priority claim(s) or is cited to establish the publication date of another in or other special reason (as specified) ent referring to an oral disclosure, use, exhibition or means and published prior to the international filing date but	 "T' later document published after the International filing date or priority date and not in conflict with the application but cited to understand the principle or theory underlying the invention "X' document of particular relevance; the claimed invention cannot be considered novel or cannot be considered to involve an inventive step when the document is taken alone "Y' document of particular relevance; the claimed invention cannot be considered to involve an inventive step when the document is combined with one or more other such documents, such combination being obvious to a person skilled in the art. "&' document member of the same patent family 	
	actual completion of the international search	Date of mailing of the international se	arch report
2	6 March 2001	03/04/2001	
Name and r	nailing address of the ISA European Patent Office, P.B. 5818 Patentlaan 2 NL – 2280 HV Rijswijk	Authorized officer	
	Tel. (+31-70) 340-2040, Tx. 31 651 epo nl, Fax: (+31-70) 340-3016	Andersen, J.G.	

. f. .

INTERNATIONAL SEARCH REPORT

nformation on patent family members

tr attonal Application No PCT/JP 00/04550

Patent document dted in search repor	t	Publication date	Patent family member(s)	Publication date
EP 1014562	A	28-06-2000	CN 1259795 A JP 2000183994 A AU 2274899 A EP 0962047 A	12-07-2000 30-06-2000 12-07-1999 08-12-1999
US 5079454	A	07-01-1992	NONE	